

# DSPedia

**Matlab/Simulink Workbook**

**steepest ascent** 

**DSP Short Course Notes written and developed by:**

**Bob Stewart  
Daniel García-Alís, Garrey Rice, Iain Stirling,  
Graham Freeland, Jamie Bowman**

---

**E-mail: [info@steepestascent.com](mailto:info@steepestascent.com)  
<http://www.steepestascent.com>**

**Steepest Ascent Ltd.  
Ladywell  
94 Duke Street  
Glasgow  
G4 0UW**

**telephone: 0141 552 8855**

---



# *Matlab/Simulink WorkBook Contents*

<b>List of Figures</b>	<b>g</b>
<b>List of Matlab/Simulink Simulation Exercises</b>	<b>i</b>
<b>1. Introduction to Matlab</b>	<b>i</b>
1.2 Matlab Background	v
1.3 Basic data element	vii
1.4 Generating Arrays	ix
1.5 Elementary Arrays I	xi
1.6 Elementary Arrays II	xiii
1.7 Useful Constants	xv
1.8 Colon Operator	xvii
1.9 Accessing Individual Elements	xix
1.10 Accessing Multiple Elements	xxi
1.11 Array Operators	xxiii
1.12 Other Operators	xxv
1.13 Element by Element Operations	xxvii
1.14 Array Concatenation	xxix
1.15 [ ]: Empty row/column operator	xxxi
1.16 Flow Control	xxxiii
1.17 Multidimensional Arrays	xxxv
1.18 Cell Arrays	xxxvii
1.19 Structures	xxxix
1.20 Double and Complex Types	xli
1.21 Format Function I	xliii
1.22 Format Function II	xliv
1.23 Scripting	xlvii
1.24 Functions	xlix
1.25 Shifting	li
1.26 Useful Functions	liii
1.27 Fixed Point Toolbox	lv
1.28 Fixed Point Toolbox Objects	lvii
1.29 fi Object	lix
1.30 fimath Object	lxi
1.31 numerictype Object	lxiii
1.32 quantizer Object	lxv
1.33 fipref Object	lxvii
1.34 Example I	lxix
1.35 Example II	lxxi
1.36 Example III	lxxiii
<b>2. Introduction to Simulink</b>	<b>i</b>
2.2 What Can Simulink Be Used For?	v
2.3 Block Diagrams	vii
2.4 Creating Models	ix
2.5 Blocks	xi
2.6 Systems and Subsystems	xiii
2.7 Masks	xv
2.8 States	xvii
2.9 Simulating Dynamic Systems	xix
2.10 Solving a Model	xxi
2.11 Solvers	xxiii
2.12	xxiv
2.13 Continuous Solvers I	xxv

2.14	Continuous Solvers - Discrete Steps	xxvii
2.15	Fixed and Variable Step Sizes	xxix
2.16	Zero Crossing Detection I	xxxix
2.17	Zero Crossing Detection II	xxxiii
2.18	Block Sample Times	xxxv
2.19	Data Types	xxxvii
2.20	Fixed Point	xxxix
2.21	Rounding and Truncation	xli
2.22	Complex Data Types	xliii
2.23	Frames	xlvi
2.24	Frame Rate and Sample Rate	xlvii
2.25	Matlab Simulink Integration	xlix
2.26	User Defined Functions	li
2.27	Re-usable Systems	liii
2.28	Matlab/Simulink Exercises I	lv
2.29	Matlab/Simulink Exercises II	lvii
<b>PART I: DSP Fundamentals</b>		<b>1</b>
<b>3</b>	<b>Frequency Domain Analysis</b>	<b>1</b>
3.1	Fourier Series	1
3.2	Frequency Bins and Resolution	3
3.3	Harmonic Distortion in the Frequency Domain	4
3.4	Alternative FFT Visualisations	5
3.5	FFT Zero Padding	9
3.6	Spectrum Scaling	11
3.7	FFT Bins and Spectral Leakage	12
3.8	Windowing	13
3.9	Signal Discrimination in the Frequency Domain	16
3.10	Periodic Signals in Noise	17
3.11	Aperiodic Signal Analysis: Time-Frequency Plots	18
3.12	Speech Signal Frequency Analysis	19
3.13	FFT Block for in-design use	21
3.14	Inverse FFT (IFFT) block	23
3.15	Simple FFT Transform Coding	24
3.16	Discrete Cosine Transform (DCT)	25
<b>4</b>	<b>Digital Filtering</b>	<b>27</b>
4.1	Filter Design and Analysis Tool (FDATool)	27
4.2	FDATool Analysis: Low Pass Filter FIR Design Example	28
4.3	FDATool: Filter Design	36
4.4	Digital Filtering Simulation	39
4.5	The z-Domain	43
4.6	Maximum and Minimum Phase	53
4.7	Standard FIR Filter Types	55
4.8	Linear Phase Digital Filters	59
4.9	IIR Digital Filters	60
4.10	All-Pass Digital Filter	63
4.11	Pole and Zero Placement	65
4.12	Marginal Stability and "Oscillating" Digital Filters	68
4.13	Filter Wordlength	68
<b>5</b>	<b>Oversampling and Sigma Delta</b>	<b>74</b>
5.1	Sample Rate Conversion - Interpolation and Decimation	74
5.2	Computational Requirement for Decimation	76
5.3	Sigma Delta Conversion	77

5.4	Bandpass Sigma Delta	83
5.5	Bandpass Sigma Delta and $f_s/4$ Systems	85
<b>6</b>	<b>Multirate DSP System</b>	<b>86</b>
6.1	Subband Filter Banks	86
6.2	Quadrature Mirror Filters	86
6.3	Direct Conversion Techniques	87
<b>PART II: DSP for FPGAs/ASICs</b>		<b>88</b>
<b>7</b>	<b>Introduction to DSP for FPGAs/ASICs</b>	<b>88</b>
7.1	Software Requirements	88
<b>8</b>	<b>Fixed Point within Simulink</b>	<b>89</b>
8.1	Signed and Un-Signed Fixed Point Data	89
8.2	Integer and Fractional Bits	90
8.3	Rounding and Truncation	90
8.4	Saturation and Overflow	91
<b>9</b>	<b>Simple Arithmetic</b>	<b>96</b>
9.1	What Hardware Cost is Saturate?	99
9.2	What Hardware Cost is Rounding?	100
9.3	Complex Arithmetic	102
<b>10</b>	<b>FIR filtering</b>	<b>104</b>
10.1	Wordlength growth	104
10.2	Using The FDA Tool Block To Design A Filter	107
<b>11</b>	<b>Low Pass Cascaded Integrator-Comb (CIC) Filters</b>	<b>112</b>
11.1	CIC filters	113
<b>12</b>	<b>FIR Digital Filter by Multiplier Block Synthesis</b>	<b>118</b>
12.1	Inside the Multiplier Block	118
<b>13</b>	<b>Adaptive Filtering</b>	<b>123</b>
<b>14</b>	<b>CORDIC - Vector Magnitude Calculations.</b>	<b>126</b>
14.1	The Golden Reference Design	126
14.2	The Fixed Point CORDIC Design	126
14.3	Build A Fixed Point CORDIC System.	139
14.4	Using CORDIC In A QR-Array	140