

# DSPedia

## **DSP FPGAs Workbook** for SystemVue

***steepest ascent*** 

**DSP Short Course Notes written and developed by:**

**Bob Stewart  
Daniel García-Alís, Garrey Rice, Iain Stirling,  
Graham Freeland, Jamie Bowman**

---

**E-mail: [info@steepestascent.com](mailto:info@steepestascent.com)  
<http://www.steepestascent.com>**

**Steepest Ascent Ltd.  
Ladywell  
94 Duke Street  
Glasgow  
G4 0UW**

**telephone: 0141 552 8855**

---



# *DSP for FPGA WorkBook Contents*

	Page
<b>SystemView Simulation Exercises</b>	<b>5</b>
<b>1 Introduction</b>	<b>11</b>
1.1 SystemView Examples	11
1.2 Fixed Point Library for SystemView	11
<b>2 Arithmetic</b>	<b>12</b>
2.1 Unsigned Integers	12
2.2 Signed Integers 2's Complement	13
2.3 Overflows, Truncation and Rounding	14
2.4 Fixed Point Addition	19
2.5 Fixed Point Multiplication	26
2.6 Division	28
2.7 Complex Arithmetic	29
<b>3 FIR filtering</b>	<b>31</b>
3.1 Wordlength growth	31
3.2 The Transpose FIR filter	35
<b>4 Complex FIR filtering</b>	<b>37</b>
<b>5 Retiming of Signal Flow Graphs</b>	<b>40</b>
5.1 Cut Set Retiming	40
<b>6 FIR Digital Filter by Multiplier Block Synthesis</b>	<b>42</b>
6.1 Inside the Multiplier Block	43
<b>7 Adaptive Filtering</b>	<b>46</b>
7.1 LMS	46
7.2 Adaptive Fixed Point Implementation	59
7.3 RLS Algorithm	60
<b>8 Low Pass Cascaded Integrator-Comb (CIC) Filters</b>	<b>65</b>
8.1 CIC filters	66
8.2 Sharpened CIC filters	69
<b>9 Direct Digital Downconversion</b>	<b>70</b>
9.1 Downconversion using DSP	71
9.2 CICs for Downconversion	74
<b>10 Numerically Controlled Oscillators</b>	<b>76</b>
10.1 Look-up Table Technique	76
10.2 Sine Wave Generation Using IIR Filters	78
<b>11 Synchronisation</b>	<b>83</b>
11.1 Phase Locked Loops	84
11.2 Early Late Detectors	85
11.3 Squaring Loops	87
11.4 Costas Loop	88
11.5 Open Loop Symbol Synchronisation	88
11.6 Frame Synchronisation	89
<b>12 CORDIC</b>	<b>90</b>
12.1 Rotation Mode	91
12.2 Vectoring Mode	92

12.3	Fixed-Point CORDIC	93
<b>13</b>	<b>Fixed Point Sigma-Delta</b>	<b>95</b>
<b>14</b>	<b>Fixed Point Bandlimiting: RRC Filtering</b>	<b>102</b>
<b>15</b>	<b>FPGA as an ASIC - Intersil HSP50214B Downconverter</b>	<b>105</b>
<b>16</b>	<b>HDS (HDL Design Studio) - Mapping to FPGA</b>	<b>111</b>
16.1	Designing to HDS for Multiply-Accumulate	113
16.2	Numerically Controlled Oscillator	125
16.3	Adaptive LMS Filter	127
<b>17</b>	<b>Critical Path Delays in FIR filters</b>	<b>129</b>
<b>18</b>	<b>Design Options and Issues for Digital Filters</b>	<b>133</b>
18.1	MAC FIR Example	133
18.2	FIR filter structures: adder tree, transpose, multiplier block	146
18.3	Case study: Dedicated multiplier use	155
18.4	Noise Cancellation: Rounding and Saturation	157
<b>19</b>	<b>CORDIC - implementation in hardware</b>	<b>167</b>
19.1	The Golden Reference Design	167
19.2	The Fixed Point CORDIC Design	168
19.3	Build A Fixed Point CORDIC System.	173
19.4	Synthesise A CORDIC System And Analyse The Results	174